XC4VSX35-10FFG668C - Supported Differential IO Standards

Frozen Content

The following table lists the differential I/O standards supported by the XC4VSX35-10FFG668C device.

Table 1. Supported differential I/O standards.
I/O Standard
Description

BLVDS_25

Bus Low-Voltage Differential Signaling (2.5V)

DIFF_HSTL_II

Differential High-Speed Transceiver Logic (1.5V) Class II

DIFF_HSTL_II_18

Differential High-Speed Transceiver Logic (1.8V) Class II

DIFF_SSTL18_II

Differential Stub Series Terminated Logic (1.8V) Class II

DIFF_SSTL2_II

Differential Stub Series Terminated Logic (2.5V) Class II

LDT_25

Lightning Data Transport (2.5V) - also referred to as Hypertransport™

LVDS_25

Low-Voltage Differential Signaling (2.5V)

LVDSEXT_25

Extended Low-Voltage Differential Signaling (2.5V)

LVPECL_25

Low-Voltage Positive Emitter-Coupled Logic (2.5V)

RSDS_25

Reduced Swing Differential Signaling (2.5V)

ULVDS_25

Ultra Low-Voltage Differential Signaling with Differential Termination (2.5V)

For more information, refer to the Virtex-4 FPGA User Guide (ug070.pdf), available at www.xilinx.com.

You are reporting an issue with the following selected text and/or image within the active document: