FPGA-Specific Constraint - FPGA_NOCLOCK
Frozen Content
Summary: Prevents the synthesizer from placing a clock buffer. The synthesizer has the ability to infer clock buffers and add them in automatically.
Values: True, False
TargetKind: Port
Define as: Constraint file entry, Port Parameter
Vendors: Altera, Xilinx