Summary: Sets the duty cycle of the clock.
Values: Percentage
TargetKind: Port
Define as: Constraint file entry, Port Parameter
Vendors: Actel, Altera, Xilinx