WB_INTERCON - Configurable Wishbone Interconnect

Frozen Content

Figure 1. WB_INTERCON - Configurable Wishbone Interconnect.

The WB_INTERCON peripheral component provides a means of accessing one or more Wishbone-compliant slave devices over a single Wishbone interface. Connecting directly to either the External Memory or Peripheral I/O Interfaces of a processor, the component facilitates communication with physical memory devices or I/O peripherals, respectively.

The WB_INTERCON component can be used with any of the 32-bit processors available in Altium Designer.

Features at-a-glance

  • Completely configurable from the schematic sheet
  • 1-to-n multiplexing (1 Wishbone Master interface, multiple Wishbone Slave interfaces)
  • Ability to control decoder address width
  • Automatic hardware decoder generation
  • Ability to define specific mapping into Processor address space
  • 8-, 16- and 32-bit slave peripheral support
  • Configurable addressing modes – allowing a slave device to be either byte or "word" addressed.


The WB_INTERCON component can be found in the FPGA Peripherals (Wishbone) integrated library (FPGA Peripherals (Wishbone).IntLib), located in the \Library\Fpga folder of the installation.

Designing with the WB_INTERCON

Use the following links to explore use of the WB_INTERCON in more detail:

See Also

You are reporting an issue with the following selected text and/or image within the active document: