Frozen Content

The TSK80x is a fully functional 8-bit embedded processor which is instruction set compatible with the Zilog Z80CPU.

The TSK80A is instruction set compatible. The TSK80A_D is instruction set compatible with the exception of instruction LD H, H. This opcode is reserved and is used to represent a software breakpoint.

The TSK80x supports hardware interrupts, halt and wait states for low speed memory and I/O devices.

Supply of this soft core under the terms and conditions of the Altium End-User License Agreement does not convey nor imply any patent rights to the supplied technologies. Users are cautioned that a license may be required for any use covered by such patent rights.


  • Control Unit
    • 8-bit Instruction decoder
  • Arithmetic Logic Unit
    • 8-bit arithmetic and logical operations
    • 16-bit arithmetic operations
    • Boolean manipulations
  • Register File Unit
    • Duplicate set of both general purpose and flag registers
    • Two 16-bit index registers
  • Interrupt Controller
    • Three modes of maskable interrupts
    • Non-maskable interrupt
  • External Memory Interface
    • Can address up to 64KB of Program memory
    • Can address up to 64KB of Data memory
    • Can address up to 64KB of external I/O peripheral devices


Both standard and debug-enabled (OCD) versions of the microcontroller are available – the TSK80A and TSK80A_D respectively.

These devices can be found in the FPGA Legacy Processors integrated library (FPGA Legacy Processors.IntLib), located in the \Library\Fpga\Legacy Libraries folder of the installation.

See Also

You are reporting an issue with the following selected text and/or image within the active document: