TSK3000A - Shift Instructions

Frozen Content

Shift instructions perform shift operations and store the resulting values in registers. All of these instructions are R-type instructions, with the immediate shift amount stored in the IMM5 field for the immediate shift instructions.

Table 1. Shift Instructions.
      Mnemonic      
Instruction
Description

SLL rC, rB, IMM5

Shift Left Logical

Left-shifts the contents of GPR rB by the number of bits specified by the immediate value, IMM5. Then zero-fills the low-order bits and puts the result in GPR rC

SLLV rC, rB, rA

Shift Left Logical Variable

Left-shifts the contents of GPR rB (by the number of bits designated by the low-order five bits of GPR rA), zero-fills the low-order bits and puts the 32-bit result in GPR rC

SRA rC, rB, IMM5

Shift Right Arithmetic

Right-shifts the contents of GPR rB by the number of bits specified by the immediate value, IMM5. The high-order (IMM5) bits become sign-extended and the resulting word is put in GPR rC

SRAV rC, rB, rA

Shift Right Arithmetic Variable

Right-shifts the contents of GPR rB (by the number of bits designated by the low-order five bits of GPR rA). The high-order (rA 4..0 ) bits become sign-extended and the resulting word is put in GPR rC

SRL rC, rB, IMM5

Shift Right Logical

Right-shifts the contents of GPR rB by the number of bits specified by the immediate value, IMM5. Then zero-fills the high-order (IMM5) bits and puts the result in GPR rC

SRLV rC, rB, rA

Shift Right Logical Variable

Right-shifts the contents of GPR rB (by the number of bits designated by the low-order five bits of GPR rA), zero-fills the high-order (rA 4..0 ) bits and puts the 32-bit result in GPR rC

You are reporting an issue with the following selected text and/or image within the active document: