Import FPGA Changes Wizard - Updating Signal Names in the Master FPGA Project

Frozen Content

The next page of the Import FPGA Project Changes Wizard is used to match signal names between the Stub and Master FPGA projects. Passing of design changes between projects is only made possible through the linking of corresponding signals.


Figure 1. Use this page of the Wizard to match signal names between the Stub and Master projects.

Comparison is made using the port names on the top-level schematic sheet in each project. The entries in the relevant constraint files are not used, nor are any net labels on the schematic sheets.

To be linked, the signals must be matching with respect to their names. Those signals in both projects whose names are identical, are automatically matched and entered into the Matched Nets region of the page with a green equality sign.

Those signals that have different names and cannot be automatically matched are entered into their respective regions:

  • Nets not to be added – these are signals in the Stub FPGA project that by default will not be added into the Master project
  • Nets to be removed – these are signals in the Master project that by default will be removed from the project.

Use these two regions to specify the matching of signals between the projects as required. Use the buttons at the bottom of each region to effect a matching decision. The following sections consider each of the possible matching decisions.

Adding one or more signals from the Stub Project

You may wish to add a signal from the Stub project that currently does not exist in the Master project. Simply click to select a signal in the Nets not to be added region (use standard Shift+click, Ctrl+click and click-and-drag to multi-select) and click on the button.

Note: With all buttons such as the one shown above, hovering the cursor over the button will reveal a tool tip, indicating the action that will be carried out if the button is pressed.

The signal will be entered into the Matched Nets region with a red plus sign, marking it as being added to the Master project.


Figure 2. New signal MIC_EN added to Master FPGA project.

Keeping one or more signals in the Master Project

You may wish to keep a signal that currently exists in the Master project, but which does not exist in the Stub project. If a signal is not specifically kept and is left in the Nets to be removed region, it will be removed from the Master FPGA project.

Simply click to select a signal in the Nets to be removed region (use standard Shift+click, Ctrl+click and click-and-drag to multi-select) and click on the button.

The signal will be entered into the Matched Nets region with a blue plus sign, marking it as being kept by the Master project.


Figure 3. Existing signal CLK_BRD kept by Master FPGA project.

Manually matching signals

There may be signals that are the same in all but name and that you want to match manually. Simply click on the required signal entry in the Nets not to be added region and the corresponding signal you want to match it to in the Nets to be removed region. Besides the Add and Keep buttons that have been described previously, two additional buttons now become active:

Match the two signals and use the signal name from the Stub FPGA project.

Match the two signals and use the signal name from the Master FPGA project.

Manually match the signals as required using these buttons. Each matched pairing will have the precedent signal name entered into the Matched Nets region, along with a blue Greater Than sign, marking the entry as being a manual match.


Figure 4. Manually matched signals MIC_EN and AUDIO_MIC_EN - using the signal name from the Master FPGA project.

Removing matched signals

Any signal entry in the Matched Nets region of the page can be removed, simply by selecting the entry (or entries) in the list and clicking on the button. The appropriate signal entries will be sent back to their respective regions on the page.

You are reporting an issue with the following selected text and/or image within the active document: