FPGA-Specific Constraint - FPGA_SLEW

Summary:      Specifies the slew standard in the target device, and may be applied to ports in the top level entity.

Values:           Refer to vendor device documentation

TargetKind:    Port

Define as:      Constraint file entry, Port Parameter

Vendors:        Actel, Altera, Lattice, Xilinx