FPGA-Specific Constraint - FPGA_KEEP

Frozen Content

Summary:      Prevents a particular signal from being optimized.

Values:           True, False

TargetKind:    Net

Define as:      Port Parameter

Vendors:        Altera, Xilinx

You are reporting an issue with the following selected text and/or image within the active document: