FPGA-Specific Constraint - FPGA_CLOCK_PIN

Frozen Content

Summary:      States that the top level port is connected to a reserved clock pin on the target device.

Values:           True, False

TargetKind:    Port

Define as:      Constraint file entry, Port Parameter

Vendors:        Xilinx

You are reporting an issue with the following selected text and/or image within the active document: