Release Notes for the Winter 09 Service Pack 2 Release of Altium Designer

Frozen Content

Winter 09 Service Pack 2 Build 8.2.0.16457 (from Build 8.1.0.16385)

PCB

  • The excessive CPU usage on idle systems with open PCB documents and DirectX enabled has been resolved.
  • Components containing STEP models now flip correctly.

FPGA

  • The auto connect signals to GND and VCC feature of the Configurable Bus Joiner/Splitter component is now properly connecting signals with a width greater than 1.
  • Disabling the Available Read/Write Count options of the configurable FIFO component is no longer causing the Synthesis stage of the FPGA flow to fail.



You are reporting an issue with the following selected text and/or image within the active document: