Mismatched Bus Widths

Old Content - visit altium.com/documentation

This compiler hint appears when two net identifiers associated with the same bus slice define bus labels with differing widths. For example, a port, with name A[0..7] might be connected to a bus whose attached net label is defined as A[0..15]. The message is displayed in the Messages panel in the following format:

Mismatched bus widths on bus section NetName (BusSize1 and BusSize2),

where

NetName is the name of the parent net to which the mismatched bus objects are associated

BusSize1 is the width of the first of the offending bus objects

BusSize2 is the width of the second of the offending bus objects.

Default Report Mode

Warning

Recommendation

Use the Compile Errors dialog to quickly trace the affected bus slice and identify the net identifiers (port, net label, sheet entry, etc), the bus label widths of which are not consistent. Determine the correct width and amend the naming for the erroneous object.

You are reporting an issue with the following selected text and/or image within the active document: