Mismatched Bus Label Ordering
Old Content - visit altium.com/documentation
This compiler hint appears when two net identifiers associated with the same bus slice define bus labels with ordering that is not in the same direction (ascending or descending). The message is displayed in the Messages panel in the following format:
Mismatched bus ordering on NetName Low value first and High value first,
where
NetName is the name of the parent net to which the mismatched bus ordering is associated.
Default Report Mode
Warning
Recommendation
Use the Compile Errors dialog to quickly trace the affected bus slice and identify the net identifiers (port, net label, sheet entry, etc) whose bus ordering is not consistent. Determine the correct ordering and amend the naming for the erroneous object.