Create Verilog File From Sheet Symbol (Right-Click)
Old Content - visit altium.com/documentation
Parent process: Sch:CreateSheetFromSheetSymbol
Applied parameters: ContextSensitive=True|DocumentKind=Verilog
Summary
This command is used to create a new Verilog document from the sheet symbol currently under the cursor.
After launching the command, the Verilog document will be created and opened as the active document. The sheet entries on the symbol will be included in the module's definition.
Availability
Right click a sheet symbol in schematic editor, and select Sheet Symbol Actions >> Create Verilog File From Sheet Symbol.