Summary: Adds a pullup resistor to an input/output port.
Values: True, False
TargetKind: Port
Define as: Constraint file entry, Port Parameter
Vendors: Altera, Xilinx