Summary: States that the top level port is connected to a reserved clock pin on the target device.
Values: True, False
TargetKind: Port
Define as: Constraint file entry, Port Parameter
Vendors: Xilinx