Summary: States that the top level port of the target technology should use a high speed resource.
Values: True, False
TargetKind: Port
Define as: Constraint file entry, Port Parameter
Vendors: Actel, Altera, Xilinx