

Implementing an 8-bit Processor-based Design in an FPGA

Summary

Tutorial TU0118 (v3.0) March 04, 2008 This tutorial describes how to implement an 8-bit processor-based design in an FPGA. It describes the creation of FPGA and Embedded projects, creating a C file, setting up processor and compiler options and then configuring and programming the design to an FPGA device.

This tutorial will create an FPGA project containing a single schematic sheet, and an embedded project containing a single C source file. The design and associated software will be downloaded to the Altera Cyclone EP1C12Q240C6 device on the daughter board supplied with the NanoBoard-NB1. The resulting bit counter will be displayed on the NanoBoard's LEDs.

Connect the NanoBoard-NB1 to the parallel port of the PC and power up the board by flicking the ON switch. Make sure you have installed the Quartus tools (web edition) from Altera. These tools can be downloaded from the Altera website (*www.altera.com*).

Note: Although this tutorial targets the Altera Cyclone EP1C12Q240C6 device on a 2-connector daughter board attached to a NanoBoard-NB1, this daughter board can be plugged in to the Desktop NanoBoard NB2DSK01 as well. In fact, the design can be targeted to any daughter board FPGA device, attached to either of these NanoBoards, provided the relevant constraint file(s) are defined to target that device and the relevant vendor tools are installed on your PC.

For a tutorial that looks at implementation of a 32-bit processor-based design, and targeted to a daughter board FPGA device attached to the Desktop NanoBoard NB2DSK01, refer to the document *TU0128 Implementing a 32-bit Processor-based Design in an FPGA*.

Creating the FPGA Project

First we will create an FPGA project.

- 1. Create a new FPGA project by selecting File » New » Project » FPGA Project (or click on Workspace button and select Add New Project » FPGA project).
- 2. Save this project as FPGA_Project1.PrjFpg by selecting File » Save Project (or right-click on the new project name in the **Projects** panel and select **Save Project**) in a new directory called 8-bit FPGA Processor.

Warning: Do not use spaces or dashes (-) in file names or project names. Use underscores (_) if necessary.

- 3. Add a new schematic document to the FPGA project by selecting File » New » Schematic (or click on the Project button and select Add New to Project » Schematic). Save the schematic as Sheet1.SchDoc, in the same directory as the parent project.
- 4. Place the following components (listed below in Table 1) on the schematic sheet as shown in Figure 1. Placement can be made direct from the Libraries panel. Simply select a component and either click the Place button at the top-right of the panel, or click and drag the component directly onto the sheet. Each of these components are available from the default generic FPGA integrated libraries, so there is no need to add any libraries for this tutorial.

Table 1. Components used in the bit counter schematic

Component name	Available from FPGA integrated library
TSK51A_D (the processor)	FPGA Processors.IntLib
RAMS_8x1K	FPGA Memories.IntLib
CLOCK_BOARD, TEST_BUTTON, LED, NEXUS_JTAG_CONNECTOR	FPGA NB1 Port-Plugin.IntLib
NEXUS_JTAG_PORT, OR2N1S	FPGA Generic.IntLib
FPGA_STARTUP8	FPGA Peripherals.IntLib

Implementing an 8-bit Processor-based Design in an FPGA

PXX (m) CLK.BRD >	
PXX TEST_BUTTON U?	U? CLK P00[7.0] RT P01[7.0] EA P10[7.0] STRDATA0[7.0] P11[7.0] STRDATA[7.0] P20[7.0] STRDATA[7.0] STRADA[6.0] P21[7.0] STRADDR[6.0] P21[7.0] STRADDR[6.0] P21[7.0] STRADDR[6.0] P21[7.0] STRADATA[7.0] STRADATA[7.0] MEMDATA[7.0] MEMDATA[7.0] MEMDATA[7.0] MEMDATA[7.0]
ADDR(9.0) WE	Image: Rom Add DR[15.0] Image: Rom
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	TO TI RXD TXD TXD TSKSIA_DO

Figure 1. Initial placement of components on the schematic sheet, Sheet1.SchDoc.

5. Wire the design initially, as shown in Figure 2, by using the **Place** » **Wire** and **Place** » **Bus** commands.






Figure 2. Initial wiring - placement of wires and buses.

 Connect the RAMS_8x1K's ADDR[9..0] pin to the ROMADDR[15..0] pin on the TSK51A_D symbol using a bus joiner. Place the component JB from the FPGA Generic.IntLib to join the buses. Modify the parameter text to read [9..0] on both sides of the joiner by using inline text editing mode.



- 7. Place a GND power port (from the **Wiring** toolbar) on the EA pin of the TSK51A_D processor. Change the Style to Arrow using the associated *Power Port* dialog.
- 8. Connect pins INT0, INT1, T0, T1 and RXD to a GND power port as well.
- 9. Place a VCC power port (from the **Wiring** toolbar) on the TRST pin of the NEXUS_JTAG_PORT component, using the Bar style.
- 10. Place a VCC Bus power port (from the **Wiring** toolbar) on the DELAY[7..0] pin of the FPGA_STATRTUP8 component (its **Net** property should read VCCBUS[..] in the associated *Power Port* dialog).
- 11. Add No ERC markers to each of the output pins in the design that are not being used.
- 12. Annotate the design using the **Tools** » **Annotate Schematics Quietly** command. The *Confirm Designator Changes* dialog displays the following message: "There are 4 designators requiring update. Proceed with changes?". Click **Yes**. The designators will be automatically changed from U? to U1, for example, and numerically augment. Your FPGA design schematic should now appear as shown in Figure 3.







Figure 3. Final schematic sheet, fully wired.

13. Save Sheet1.SchDoc [shortcut Ctrl+S].

Creating the Embedded Project

Now we can create an embedded project that will hold the source file for the software we want to download to the FPGA device.

- Create a new Embedded project by selecting File » New » Project » Embedded Project (or click on the Workspace button and select Add New Project » Embedded Project).
- Save this project by selecting File » Save Project, or rightclick on the new project name in the Projects panel and select Save Project. Use a name without any spaces (e.g. Embedded_Project1.PrjEmb) and save it in the same directory as the FPGA project and schematic files.
- Create a new C file by right-clicking on the embedded project name in the Projects panel and selecting Add New to Project » C File, or click on the Project button and select Add New to Project » C File.



- 4. Type the C code (as shown) into the new C file.
- 5. Save the code in the same directory as the other project files. Using the default name (Sourcel.C) is fine for this tutorial.

Setting the Embedded Software Project Options

Next we will set the processor startup code and set some C compiler options, such as the memory model and code generation options.

- 1. Right-click on the embedded project name (Embedded_Project1.PrjEmb) in the **Projects** panel and select **Project Options**. The *Options for Embedded Project* dialog opens.
- 2. Add the startup code to your project by clicking on **Processor** in the Build Options list and click on **Startup Code**. Make sure the option **Generate and use startup code <project>_cstart.c** is enabled.

Implementing an 8-bit Processor-based Design in an FPGA

Options for Embedded Project Embedded_Project1.PrjEmb				
Compiler Options Files With Options Parameters	Project1.PrjEmb Configure Memory Sections/Reserved Areas General Generate and use startup code <project>_cstart.c External RAM page to be used for paged data 0x00 Size of internal Program memory (in chunks of 256 bytes) 0x10</project>	Device: TASKING 8051		
	Description	OK Cancel		

 Set a memory model by clicking on C Compiler in the Build Options list, selecting Memory Model and choosing Small: variables in DATA from the drop-down list for the compiler memory model. Make sure Allow reentrant functions is not selected.

Options for Embedded Project Embedded	d_Project1.PrjEmb	?×
Compiler Options Files With Options Parameter		
Build Options	Device: TASKING 8051	<u></u>
Processor Compiler Code Generation Preprocessing Optimization Language Debug Information Floating-Point Diagnostics MISRA-C Miscellaneous	General Select a compiler memory model Small: variables in DATA Allow reentrant functions Description To obtain small and fast code, by default the application is compiled for the 'Small' memory model. Select 'Aux' or 'Large' if your application is too large for the small memory model.	×
Set To Installation <u>D</u> efaults	, DK Ca	ancel

4. While still in the C Compiler options, click on **Code Generation** and enable the Strings options to **Put strings in ROM only**. Make sure the **Interrupts** and **Registers** options are also enabled.

Pptions for Embedded Project Embedded_Project1.PrjEmb			
Compiler Options Files With Options Parameter	rs Configure Memory Sections/Reserved Areas		
តា		Device: TASKING 8051	•••
Build Options	🗆 Strings	\wedge	
	Put strings in ROM only	True True	
E C Compiler	Interrupts		
Memory Model	Generate code for interrupt vector		
Code Generation	Reset/interrupt vector offset (0-0xFFFF)	0x0000	
Preprocessing	Generate frame for interrupt handler		
Optimization	🗆 Registers		
Language	Allow absolute register addresses (AR0-AR7) in generat	ated. 🗸	
Debug Information Floating-Point		\smile	
- Diagnostics			
H-MISRA-C	Description		
Miscellaneous	By default, constant strings are copied from ROM to RAM at p	program startup	
+ Assembler	Select this option to keep constant strings in ROM only and sa	save RAM.	
	Use the 'rom' keyword to access strings in ROM.		
	~		
Set To Installation <u>D</u> efaults		ОК Са	incel

5. Click **OK** to save all options and close the dialog.

Setting the Processor Properties

Now we need to tell the processor on the schematic where to find its RAM and which sub-design (embedded project) to use when the software is to be downloaded to the FPGA device on the daughter board.

- 1. Go back to ${\tt Sheetl.SchDoc}$ in the Schematic Editor by clicking on its document tab.
- 2. Double-click on the TSK51A_D processor (U1) to open its Component Properties dialog.
- 3. In the Parameters section, enter the designator of the RAM (most likely U4 refer to your schematic) in the Value field of the ChildCore1 parameter. Click OK.

Parameters for U1 - TSK51A_D			^	
Visible	Namo	Value	Туре	
	ChildCore1	U4	STRING 📃 💌	
	ChildModell	RAM256x8_TSK51D	STRING	
	ChildModel2	RAM256x8_TSK51D_prim0	STRING	
	ComponentLink1Description	Core &Resource Usage	STRING	
	ComponentLink1URL	CR0140 FPGA Processor Resource U	STRING	
	ComponentLink2Description	Embedded &Tools Guide	STRING	
	ComponentLink2URL	GU0107 Using the TSK51x TSK52x E	STRING	
	ComponentLink3Description	Embedded T&echnical References	STRING	
	ComponentLink3URL	TR0105 TSK51x TSK52x Embedded	STRING	
	HelpURL	CR0115 TSK51x MCU.pdf	STRING	
	LastRevisionNo	1.00.00	STRING	Ē
	NEXUS_CORE	Processor_OCDS	STRING	
	NEXUS_JTAG_DEVICE	True	STRING	
	NEXUS JTAG ORDER	0	STRING	~
<u>A</u> dd	Remo <u>v</u> e <u>E</u> o	fit Add as <u>R</u> ule		

4. To link the Embedded project to the processor component, go to the Projects panel and click on Structure Editor button to display the project structure view. Make sure that your hardware project is compiled so that it appears in the structure tree (Project » Compile FPGA Project). You will see the Valid Sub Projects and Configurations list in the bottom section of the Projects panel.

P	rojects 🔍 🔻 🗙
	Workspace1.DsnWrk Workspace FPGA_Project1.PriFpg Project File View Structure Editor
	FPGA_Project1.PrjFpg Sheet1.SchDoc U1 [TSK51A_D] Embedded_Project1.PrjEmb U4 [RAMS_8x1K]
	Valid Sub Projects and Configurations Image: Second state FPGA_Project1.PrjFpg Image: Second state Second state Image: Second state Second state <td< td=""></td<>

Select the software project which we just created from the Valid Sub Projects and Configurations list, e.g. Embedded_Project1.PrjEmb, by clicking on its icon and drag-and-drop it onto the processor component (TSK51A_D) icon in the top section of the **Projects** panel. Note that valid targets will be highlighted. The link will be established and the structure will recompile to re-establish the integrity.

5. Save all files (File » Save All).

Configuring the Design to an FPGA Device

Now we need to specify which FPGA device we want to use in our design, e.g. the Altera Cyclone EP1C12Q240C6 device on the 2-connector daughter board attached to the NanoBoard-NB1. We will add a configuration and constraint file to do this. The constraint file will specify the device and determine the pin numbering.

- To create a new Configuration, right-click on the FPGA project name in the **Projects** panel (changing back to File View if still in Structure Editor mode) and select **Configuration Manager**, or select **Project** » **Configuration Manager** from the menus. The *Configuration Manager for FPGA_Project1.PrjFpg* dialog appears.
- 2. Click on the Add button in the Configurations section of the dialog and type a configuration name in the *New Configuration* dialog that appears, e.g. demo. Click **OK**.
- 3. Add a constraint file to your configuration by clicking on the Add button in the Constraints section of the dialog. In the *Choose Constraint files to add to Project* dialog that appears, drill down to the \Library\Fpga\NB1 Constraint Files\Altera FPGA folder and select the NB1_6_EP1C12Q240.Constraint file. Click Open.
- 4. Back in the Configuration Manager dialog, assign the constraint to the configuration and click OK.

Configuration Manager For FPGA_Project1.PrjFpg	22
Constraint Files	Configurations
Constraint Filename 🖉	demo
NB1_6_EP1C12Q240.Constraint	
Configurations Add Delete Rename Constraint Files	Add Remove V Force Columns Into View OK Cancel

- 5. The constraint file appears in the **Projects** panel under the Settings\Constraints Files sub-folder.
- 6. Save all files (File » Save All).

Using the Devices View to Program the FPGA

The **Devices** view (**View** » **Devices View**) allows you to follow through the workflow (from left to right) required to send your program to the FPGA. In this view, you can:

- Compile the project (and check for errors)
- Synthesize (create an EDIF netlist)
- Build (translate the EDIF files, map the design to the FPGA, Place and Route the FPGA, run a Timing Analysis and then Make the Bit File)
- Program FPGA (download the bit file to the daughter board's FPGA device, e.g. the Altera Cyclone).

When this workflow is completed, you will be able to run the program by flicking on the DIP switches on the NanoBoard. To download your design to the FPGA:

- 1. Open the **Devices** view by selecting **View** » **Devices View**.
- 2. Make sure your NanoBoard-NB1 is properly connected and switched on. In the **Devices** view, click on the **Live** button and check that the **Connected** indicator is green.
- 3. In the **Devices** view, click on **Compile**. The red indicator will turn green when a successful compilation takes place. If any error messages display in the **Messages** panel, go back to your schematic and embedded source code, correct any errors, save the files and recompile.
- 4. Click on **Synthesize**. If the synthesis is completed successfully, a folder called Generated [config_name] is created which holds the generated EDIF, VHDL and synthesis log file. If the synthesis does not complete, check the **Messages** panel for errors. The configuration which is used in this example, which we named demo, will display in the **Devices** view underneath the Altera Cyclone icon.
- 5. Click on Build. This will step through several processes to ultimately make the Bit file that can be downloaded to the FPGA. The Build stage actually invokes the Vendor tools. It is therefore essential that these tools be installed on your PC (in the case of this tutorial, Altera Quartus tools). You will see the buttons next to the various processes turn green as they are successfully completed. The Build button will turn green when all necessary processes are completed and the *Results Summary* dialog appears. Click on Close to continue.

You can run all stages of the workflow up to and including the current stage by clicking on the arrow icon I located on the left side of the stage button, e.g. clicking on this icon on the **Program FPGA** button will run all previous stages first.

- 6. Click on **Program FPGA** to download the bit file to the daughter board's Cyclone FPGA device. Watch the process flow and finally the programming of the FPGA through the JTAG bus.
- 7. When the Program FPGA process is completed, the LEDs on the NanoBoard-NB1 will be flashing as a bit counter.

🖏 Altium Designer - Workgroup [Workspi	ace1.DsnWrk] - Devices - FPGA_Project1.PrjFpg, Licensed to Altium Limited	
DXP File View Project Tools Hard De	evices <u>P</u> rocessors <u>W</u> indow <u>H</u> elp De	vices.FpgaFlow 🔹 💽 🗸 🔶 🗸 🔶
I 🗋 😂 📾 📁 🌮 🖉 💯 III 🙌 💷	🚡 🐗 🦻	
Projects 🔻 🖉 🛇	Sheet1.SchDoc 🔌 NB1_6_EP1C12Q240.Constraint 📀 Devices	Fav
Workspace1.DsnWrk		Favorites
FPGA_Project1.PrjFpg Project	Connected	
💿 File View 🔿 Structure Editor 🛛 😒 💷 💌		Clipboard
EPGA_Project1.PrjFpg *	Live Nanoboard-NB1-B V1.1.09	Program EPGA
Source Documents Sheet1,SchDoc		
Sheet1.SchDoc Settings	● ⊡ Compile ▼ ▶ ● ⊡ Synthesize ▼ ▶ ● ⊡ Build	▼ ▶ ● 🕞 Program EPGA 🖉 🚽 🧖
Constraint Files		
🌯 NB1_6_EP1C12Q240.Cons 😭	V Ignore FPGA source	
🗆 📟 Generated (demo)		<u>s</u>
E DIF Files	ADTERA.	ġ
Text Documents DOCUMENTS DOCUMENTS DOCUMENTS		
Embedded Project1.PriEmb	Cycloney.	To-Do
Source Documents	۹	
c Source1.C	Cyclone EP1C12Q240C6	3
🛨 🛄 Generated	Programmed	Messages
	FPGA_Project1 / demo	✓
	U1	*
	TSK51A_D	
	Running	
	On-Chip Debug	
		TDO
		_
	Compile	
	Embedded_Project1_U3.hex	
	Up to Date	
	Download	
	Nexus Core Components Type 🛆 Source Source Location	
	FPGA_Project1.PrjFpc C:\Simple_Processo	or\
	U1 TSK51A_D Sheet1.SchDoc C:\Simple_Processor\	
	Embedded_Project C:\Simple_Processor\	
	U3 RAMS_8x1K Sheet1.SchDoc C:\Simple_Processor\	
Files Projects Navigator Help		

Setting Clock Frequencies

The speed (clock frequency) can be tuned on the NanoBoard-NB1 to slow down or quicken the counter. Let's slow down the counter display.

1. Double-click on the NanoBoard-NB1 icon in the top chain of the Devices view.

The **Instrument Rack – NanoBoard Controllers** panel appears. The default clock frequency is 50MHz.

Instru	iment Rack - Nanoboard Controllers		• ×
•	JTAG 0 CORE Nanoboard-NB1-B		•
	CLOCK FREQUENCY - MHz	FLASH RAM	
	200 (Max.) 175 150 133 125 100 90 80	FPGA Boot U6 M25P80 8M-Bit	
	75 60 50 40 30 25 20 15 10	Embedded U7 M25P80 8M-Bit	
-	6 (Min.) Other Frequency Clock Control Options	MHZ NanoBoard - NB1 Controller	-

- 2. Select another clock frequency, e.g. the slowest (6 MHz), by clicking on the 6(Min) button.
- 3. The shifting of the LED display will be slowed down accordingly.

Revision History

Date	Version No.	Revision
29-Jan-2004	1.0	New product release
19-Jan-2005	1.1	Sheet1.SchDoc components updated and SP2 dialog and menu changes.
07-Jul-2005	1.2	Updated for Altium Designer SP4.
12-Dec-2005	1.3	Path references updated for Altium Designer 6
02-Nov-2007	2.0	Document renamed and updated for Altium Designer 6.8.
04-Mar-2008	3.0	Updated for Altium Designer Summer 08

Software, hardware, documentation and related materials:

Copyright © 2008 Altium Limited.

All rights reserved. You are permitted to print this document provided that (1) the use of such is for personal use only and will not be copied or posted on any network computer or broadcast in any media, and (2) no modifications of the document is made. Unauthorized duplication, in whole or part, of this document by any means, mechanical or electronic, including translation into another language, except for brief excerpts in published reviews, is prohibited without the express written permission of Altium Limited. Unauthorized duplication of this work may also be prohibited by local statute. Violators may be subject to both criminal and civil penalties, including fines and/or imprisonment. Altium, Altium Designer, Board Insight, Design Explorer, DXP, LiveDesign, NanoBoard, NanoTalk, P-CAD, SimCode, Situs, TASKING, and Topological Autorouting and their respective logos are trademarks or registered trademarks of Altium Limited or its subsidiaries. All other registered or unregistered trademarks referenced herein are the property of their respective owners and no trademark rights to the same are claimed.